

P-Channel Enhancement-Mode Lateral MOSFET

Ordering Information

BV _{DSS} /	SS / R _{DS(ON)} I _{D(ON)} V _{GS(th)}		Order Number / Package			
BV _{DGS}	(max)	(min)	(max)	TO-92	SO-8	Die
-16.5V	1.5Ω	-1.25A	-1.0V	LP0701N3	LP0701LG	LP0701ND

Features

- Ultra low threshold
- High input impedance
- Low input capacitance
- ☐ Fast switching speeds
- Low on resistance
- Freedom from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Advanced MOS Technology

These enhancement-mode (normally-off) transistors utilize a lateral MOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown. The low threshold voltage and low onresistance characteristics are ideally suited for hand held battery operated applications.

Applications


- Logic level interfaces
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- ☐ General purpose line drivers

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	± 10V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

^{*}Distance of 1.6 mm from case for 10 seconds.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)*	Power Dissipation @ T _C = 25°C	$^{ heta_{ m jc}}$ $^{\circ}$ C/W	$ heta_{\sf ja}$ $^{\circ}$ C/W	I _{DR}	I_* DRM*
TO-92	-0.5A	-1.25A	1W	125	170	-0.5A	-1.25A
SO-8	-0.7A	-1.25A	1.5W [†]	83	104 [†]	-0.7A	-1.25A

 $^{^*}$ I_D (continuous) is limited by max rated T_i.


Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	-16.5			V	$V_{GS} = 0V$, $I_D = -1mA$
V _{GS(th)}	Gate Threshold Voltage	-0.5	-0.7	-1.0	V	$V_{GS} = V_{DS}$, $I_D = -1mA$
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature			-4.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = -1mA$
I _{GSS}	Gate Body Leakage			-100	nA	$V_{GS} = \pm 10V$, $V_{DS} = 0V$
I _{DSS}	Zero Gate Voltage Drain Current			-100	nA	$V_{DS} = -15V$, $V_{GS} = 0V$
				-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, TA = 125°C
	ON-State Drain Current		-0.4		А	$V_{GS} = V_{DS} = -2V$
I _{D(ON)}		-0.6	-1.0			$V_{GS} = V_{DS} = -3V$
		-1.25	-2.3		А	$V_{GS} = V_{DS} = -5V$
	Static Drain-to-Source ON-State Resistance		2.0	4.0	Ω	$V_{GS} = -2V, I_{D} = -50mA$
R _{DS(ON)}			1.7	2.0		$V_{GS} = -3V, I_{D} = -150 \text{mA}$
			1.3	1.5		$V_{GS} = -5V, I_{D} = -300 \text{mA}$
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature			0.75	%/°C	$V_{GS} = -5V, I_{D} = -300 \text{mA}$
G_{FS}	Forward Transconductance	500	700		m\overline{C}	$V_{DS} = -15V, I_{D} = -1A$
C _{ISS}	Input Capacitance		120	250		
C _{OSS}	Common Source Output Capacitance		100	125	рF	$V_{GS} = 0V$, $V_{DS} = -15V$, $f = 1MHz$
C_{RSS}	Reverse Transfer Capacitance		40	60		
t _{d(ON)}	Turn-ON Delay Time			20	ns	
t _r	Rise Time			20		$V_{DD} = -15V$, $I_{D} = -1.25A$,
t _{d(OFF)}	Turn-OFF Delay Time			30		$R_{GEN} = 25\Omega$
t _f	Fall Time			30		
V_{SD}	Diode Forward Voltage Drop		-1.2	-1.5	V	$V_{GS} = 0V, I_{SD} = -500 \text{mA}$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.


Switching Waveforms and Test Circuit







[†] Mounted on FR4 board, 25mm x 25mm x 1.57mm.


Typical Performance Curves









Maximum Rated Safe Operating Area




Saturation Characteristics




Power Dissipation vs. Case Temperature





Thermal Response Characteristics





Typical Performance Curves














01/06/03